PATENT ABSTRACTS OF JAPAN

(11) Publication number:

62-169540

(43) Date of publication of application: 25.07.1987

(51)Int.Cl.

HO4L 9/00

G09C 1/00

H04K 1/06

(21)Application number: **61–009858**

(71)Applicant: NIPPON HOSO KYOKAI <NHK>

(22) Date of filing:

22.01.1986

(72)Inventor:

KAWAI NAOKI


KIMURA TAKESHI

(54) SIGNAL SCRAMBLE/DESCRAMBLE CIRCUIT

(57)Abstract:

PURPOSE: To increase the diversity of the transposition of pictures and to secure privacy by ciphering the address showing the position of each single part of a series of signals after converting it in 1:1 into another address by means of a ciphering process.

CONSTITUTION: At the transmitter side the signals are sent in the form of scramble picture signals together with the key information needed for ciphering. At the receiver side the received scramble picture signals are written to a field picture by means of the transposition address produced by a ciphering circuit by the key information in the same way as the transmitter side. Thus the transposition pictures are arranged again as the sequential pictures. Then the restored picture signals are obtained. For the picture address count bits (N bits), an N-bit block is ciphered by an exclusive OR circuit XOR4 with the key information bit. Then the transposition pictures are obtained by reading the picture signals out of a field picture memory 3 using a transposition address converted by ciphering.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]